



MS-7501 VER:0A

CPU:

AMD M2 Athlon 64/Athlon 64 FX AM2R2

System Chipset:

AMD/ATI RS780

AMD/ATI SB700

On Board Chipset:

FINTEK Super I/O -- F71882

LAN -- RTL8111C(B)/RTL8101E

HD Codec -- ALC888

BIOS -- SPI ROM 8M

1394 -- JMB381

Main Memory:

DDR II X 4 (Max 8GB)

Expansion Slots:

PCI-E X 16 *1

PCI-E X 1 *1

PCI 2.2 Slot X 2

Clock Generator:


Controller--ICS9LPRS477

PWM:

Controller -- ST6740L + UP6262 3+1 Phase

Title	Page
Cover Sheet	1
Block Diagram	2
GPIO Configuration	3
Clock Distribution	4
Power Deliver Chart	5
ST6740L 3+1 Phase	6
Clock-Gen ICS9LPRS477	7
AMD AMr2 940	8, 9,10
FIRST LOGICAL DDR DIMM	11
SECOND LOGICAL DDR DIMM	12
DDR Termination	13
AMD/ATI RS780	14, 15,16,17,18
AMD/ATI SB700	19, 20,21,22,23
PCI EXPRESS X16 & X 1 SLOT	24
PCI Slot 1,2	25
USB connectors	26
VGA CONN	27
HDMI / DVI CONNECTOR	28
LAN - Realtek 8111C(B)/8101E	29
Azalia Codec-ALC888	30
1394 Controller - JMB381	31
LPC-F71882 / FDD / COM	32
IDE Conn / FAN	33
VCC_DDR & VCC1_1 NB	34
ACPI by UPI	35
ATX/Front Panel/KB/EMI	36
BOM - Option Parts	37
POWER OK MAP	38
RESET MAP	39
History	40

Project RS-780 BLOCK DIAGRAM



SB700 GPIO Config

GPIO Name	Type	Function Description	Pin	Page
PCICLK5/GPIO41	3.3V	PCI_CLK5	T3	17
REQ3#/GPIO70		PREQ#3	AE6	17
REQ4#/GPIO71		PREQ#4	AB6	17
GNT3#/GPIO72		Unused	AC6	17
GNT4#/GPIO73		Unused	AE5	17
INT#E#/GPIO33		PCI_INTA#	AD3	17
INTF#/GPIO33		PCI_INTB#	AC4	17
INTG#/GPIO33		PCI_INTC#	AE2	17
INTH#/GPIO33		PCI_INTD#	AE3	17
LDRQ1#/GNT5#/GPIO68		Unused	AB8	17
BMREQ#/REQ5#/GPIO65		PREQ#5	AD7	17
RI#/EXTVENTN0#		RI#	E2	18
SLP_S2/GPM9#		Unused	H7	18
GA20IN/GEVENT0#		A20GATE	Y15	18
KBRST#/GEVENT1#		KBRST#	W15	18
LPC_PME#/GEVENT3#		LPC_PME#	K4	18
LPC_SMI#/EXTVENT1#		LPC_SMI#	K24	18
S3_STATE/GEVENT5#		Unused	F1	18
SYS_RESET#/GPM7#		FP_RST#	J2	18
WAKE#/GEVENT8#		WAKE#	H6	18
BLINK/GPM6#		Unused	F2	18
SMBALERT#/THRMTRIP#/GEVENT2#		SMBALERT#	J6	18
SATA_ISO#/GPIO10		SB_GPIO10(Strapping)	AE18	18
CLK_REQ3#/SATA_IS1#/GPIO6		SB_GPIO6(Strapping)	AD18	18
SMARTVOLT/SATA_IS2#/GPIO4		SB_GPIO4(Strapping)	AA19	18
CLK_REQ0#/SATA_IS3#/GPIO0		SB_GPIO0(Strapping)	W17	18
CLK_REQ1#/SATA_IS4#/FANOUT3/GPIO39		SB_GPIO39(Strapping)	V17	18
CLK_REQ2#/SATA_IS5#/FANIN3/GPIO40		SB_GPIO40(Strapping)	W20	18
SPKR/GPIO2		SPKR	W21	18
SCL0/GPOC0#		SCLK	AA18	18
SDA0/GPOC1#		SDATA	W18	18
SCL1/GPOC2#		SCLK1	K1	18
SDA1/GPOC3#		SDATA1	K2	18
DDC1_SCL/GPIO9		Unused	AA20	18
DDC1_SDA/GPIO8		SPI_WP#	Y18	18
LLB#/GPIO66		LC_SENSE	C1	18
SHUTDOWN#/GPIO5		SB_GPIO5(Strapping)	Y19	18
DDR3_RST#/GEVENT7#		Unused	G5	18
USB_OC6#/IR_TX1/GEVENT6#		OC4#	B9	18
USB_OC5#/IR_TX0/GPM5#		OC4#	B8	18
USB_OC4#/IR_RX0/GPM4#		OC3#	A8	18
USB_OC3#/IR_RX1/GPM3#		OC3#	A9	18
USB_OC2#/GPM2#		OC2#	E5	18
USB_OC1#/GPM1#		OC2#	F8	18
USB_OC0#/GPM0#		OC1#	E4	18
AZ_SDIN0/GPIO42		SDATA_IN_R	J7	18
AZ_SDIN1/GPIO43		Unused	J8	18
AZ_SDIN2/GPIO44		Unused	L8	18
AZ_SDIN3/GPIO46		Unused	M3	18

GPIO Name	Type	Function Description	Pin	Page
AZ_DOCK_RST#/GPM8#		Unused	L5	18
PS2_DAT/EC_GPIO0		Unused	H19	18
PS2_CLK/EC_GPIO1		Unused	H20	18
SPI_CS2#/EC_GPIO2		Unused	H21	18
IDE_RST#/F_RST#/EC_GPO3		Unused	F25	18
PS2KB_DAT/EC_GPIO4		Unused	D22	18
PS2KB_CLK/EC_GPIO5		Unused	E24	18
PS2M_DAT/EC_GPIO6		Unused	E25	18
PS2M_CLK/EC_GPIO7		Unused	D23	18
USBCLK/14M_25M_48M_OSC		USB_48M_CLK	C8	18
KSO_16/EC_GPIO8		Unused	A18	18
KSO_17/EC_GPIO9		Unused	B18	18
EC_PWM0/EC_GPIO10		Unused	F21	18
SCL2/EC_GPIO11		Unused	D21	18
SDA2/EC_GPIO12		Unused	F19	18
SCL3_LV/EC_GPIO13		Unused	E20	18
SDA3_LV/EC_GPIO14		Unused	E21	18
EC_PWM1/EC_GPIO15		Unused	E19	18
EC_PWM2/EC_GPIO16		SB_GP16(Strapping)	D19	18
EC_PWM3/EC_GPIO17		Unused	E18	18
KSI_0/EC_GPIO18		Unused	G20	18
KSI_1/EC_GPIO19		Unused	G21	18
KSI_2/EC_GPIO20		Unused	D25	18
KSI_3/EC_GPIO21		Unused	D24	18
KSI_4/EC_GPIO22		Unused	C25	18
KSI_5/EC_GPIO23		Unused	C24	18
KSI_6/EC_GPIO24		Unused	B25	18
KSI_7/EC_GPIO25		Unused	C23	18
KSO_0/EC_GPIO26		Unused	B24	18
KSO_1/EC_GPIO27		Unused	B23	18
KSO_2/EC_GPIO28		Unused	A23	18
KSO_3/EC_GPIO29		Unused	C22	18
KSO_4/EC_GPIO30		Unused	A22	18
KSO_5/EC_GPIO31		Unused	B22	18
KSO_6/EC_GPIO32		Unused	B21	18
KSO_7/EC_GPIO33		Unused	A21	18
KSO_8/EC_GPIO34		Unused	D20	18
KSO_9/EC_GPIO35		Unused	C20	18
KSO_10/EC_GPIO36		Unused	A20	18
KSO_11/EC_GPIO37		Unused	B20	18
KSO_12/EC_GPIO38		Unused	B19	18
KSO_13/EC_GPIO39		Unused	A19	18
KSO_14/EC_GPIO40		Unused	D18	18
KSO_15/EC_GPIO41		Unused	C18	18
SATA_ACT#/GPIO67		SATA_LED#	W11	19
IDE_D0/GPIO15		Unused	AD24	19
IDE_D1/GPIO16		Unused	AD23	19
IDE_D2/GPIO17		Unused	AE22	19
IDE_D3/GPIO18		Unused	AC22	19


GPIO Name	Type	Function Description	Pin	Page
IDE_D4/GPIO19		Unused	AD21	19
IDE_D5/GPIO20		Unused	AE20	19
IDE_D6/GPIO21		Unused	AB20	19
IDE_D7/GPIO22		Unused	AD19	19
IDE_D8/GPIO23		Unused	AE19	19
IDE_D9/GPIO24		Unused	AC20	19
IDE_D10/GPIO25		Unused	AD20	19
IDE_D11/GPIO26		Unused	AE21	19
IDE_D12/GPIO27		Unused	AB22	19
IDE_D13/GPIO28		Unused	AD22	19
IDE_D14/GPIO29		Unused	AE23	19
IDE_D15/GPIO30		Unused	AC23	19
SPI_DI/GPIO12		SPI_DATAIN	G6	19
SPI_DO/GPIO11		SPI_DATAOUT	D2	19
SPI_CLK/GPIO47		SPI_CLK	D1	19
SPI_HOLD#/GPIO31		SPI_HOLD_L	F4	19
SPI_CS#/GPIO32		SPI_CS#	F3	19
LAN_RST#/GPIO13		CPU_PRESENT#	U15	19
ROM_RST#/GPIO14		Unused	J1	19
FANOUT0/GPIO3		Unused	M8	19
FANOUT1/GPIO48		COM_GPIO	M5	19
FANOUT2/GPIO49		Unused	M7	19
FANIN0/GPIO50		Unused	P5	19
FANIN1/GPIO51		Unused	P8	19
FANIN2/GPIO52		Unused	E8	19
TEMPIN0/GPIO61		Unused	B6	19
TEMPIN1/GPIO62		Unused	A6	19
TEMPIN2/GPIO63		Unused	A5	19
TEMPIN3/TALERT#/GPIO64		TALERT#	B5	19
VIN0/GPIO53		BIOS_WP#1	A4	19
VIN1/GPIO54		BIOS_WP#2	B4	19
VIN2/GPIO55		CLR_COMS	C4	19
VIN3/GPIO56		LAN_DISABLE	D4	19
VIN4/GPIO57		Unused	D5	19
VIN5/GPIO58		Unused	D6	19
VIN6/GPIO59		Unused	A7	19
VIN7/GPIO60		Unused	B7	19

Super I/O GPIO Config

GPIO Name	Type	Function Description	Pin	Page
VIDO5/GP27		LEO_GPIO2	20	26
VIDO4/GP26		LEO_GPIO1	21	26
VIDO1/GP21/VGP0		LEO_GPIO0	26	26
PME#/GP54		LPC_PME#	73	26
KRST#/GP62		KBRST#	45	26
GA20/JP7		A20GATE	46	26
KDAT/GP61		KBDATA	80	26
KCLK/GP60		KBCLK	81	26
MDAT/GP57		MSDATA	82	26
MCLK/GP56		MSCLK	83	26
SUSC#/GP53		LPC_SMI#	77	26
PSON#/GP42		PS_ON#	76	26
PANSWH#/GP43		PSIN	75	26
PWRON#/GP44		SB_PWRON#	72	26
PCIRST3#/GP11		ASSID_GPIO0	34	26
PCIRST2#/GP12		ASSID_GPIO1	33	26
FAN_CTL3/GP36		PWRFAN_PWM	12	26
FAN_TAC3/GP37		PWRFAN_TAC	11	26
FAN_CTL2/GP51		SYSFAN_PWM	10	26
FAN_TAC2/GP52		SYSFAN_TAC	9	26
FAN_CTL1		CPUFAN_PWM	8	26
FAN_TAC1		CPUFAN_TAC	7	26
VID2/GP32		COM_GPIO2	17	26
VID3/GP33		FUSB_G1	16	26
VID4/GP34		FUSB_G2	14	26
VID5/GP35		FUSB_G3	13	26


PCI Config.


DEVICE	MCP1 INT Pin	REQ#/GNT#	IDSEL	CLOCK
PCI Slot 1	PCI_INTA# PCI_INTB# PCI_INTC# PCI_INTD#	PREQ#0 PGNT#0	AD16	PCICLK0
PCI Slot 2	PCI_INTB# PCI_INTC# PCI_INTD# PCI_INTA#	PREQ#1 PGNT#1	AD17	PCICLK1




External clock mode
Internal clock mode

Power Deliver Chart





MICRO-STAR IN'L CO., LTD.			
File	ST6740 3+1 Phase		
Size	Document Number	MS-7501	
Date	Wednesday, October 31, 2007	Sheet	6 of 40




- ```

1- PLACE ALL THE SERIES TERMINATION
RESISTORS AS CLOSE AS U41 AS POSSIBLE

2- ROUTE ALL CPUCLK/#, NBSRCLK/#, GPCLK/# AS DIFFERENT PAIR RULE

3- PUT DECOUPLING CAPS CLOSE TO U41
POWER PIN

```



| REF0/SEL_HTT66 | HTT CLOCK           |
|----------------|---------------------|
| 0              | 100.00 DIFFERENTIAL |
| 1              | 66.66 SINGLE END    |

### EXT CLK FREQUENCY SELECT TABLE(MHZ)

| FS2 | FS1 | FS0 | CPU    | SRCCLK<br>[2:1] | HTT   | PCI   | USB   | COMMENT                 |
|-----|-----|-----|--------|-----------------|-------|-------|-------|-------------------------|
| 0   | 0   | 0   | Hi-Z   | 100.00          | Hi-Z  | Hi-Z  | 48.00 | Reserved                |
| 0   | 0   | 1   | X      | 100.00          | X/3   | X/6   | 48.00 | Reserved                |
| 0   | 1   | 0   | 180.00 | 100.00          | 60.00 | 30.00 | 48.00 | Reserved                |
| 0   | 1   | 1   | 220.00 | 100.00          | 36.56 | 73.12 | 48.00 | Reserved                |
| 1   | 0   | 0   | 100.00 | 100.00          | 66.66 | 33.33 | 48.00 | Reserved                |
| 1   | 0   | 1   | 133.33 | 100.00          | 66.66 | 33.33 | 48.00 | Reserved                |
| 1   | 1   | 1   | 200.00 | 100.00          | 66.66 | 33.33 | 48.00 | Normal HAMMER operation |

|                                                                                                                                                           |                                                           |
|-----------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------|
| <b>Micro Star Restricted Secret</b>                                                                                                                       |                                                           |
| <b>Title</b><br><i>Clock-Gen ICS9LPRS477</i>                                                                                                              | <b>Rev</b><br><br>0A                                      |
| <b>Document Number</b> <i>MS-7501</i>                                                                                                                     |                                                           |
| <b>Micro STAR INT'L CO. LTD.</b><br>No. 69, Li-De St., Jung-Ho City,<br>Taipei Hsien, Taiwan<br><a href="http://www.msi.com.tw">http://www.msi.com.tw</a> | <b>Last Revision Date:</b><br>Wednesday, October 31, 2007 |
| <b>Sheet</b> 7      of      40                                                                                                                            |                                                           |







11,12 MEM\_MA\_DQS\_L[7..0] >> MEM\_MA\_DQS\_L[7..0]  
11,12 MEM\_MA\_DQS\_H[7..0] >> MEM\_MA\_DQS\_H[7..0]  
11,12 MEM\_MA\_DM[7..0] >> MEM\_MA\_DM[7..0]  
11,12,13 MEM\_MA\_ADD[15..0] >> MEM\_MA\_ADD[15..0]  
11,12 MEM\_MA\_DATA[63..0] >> MEM\_MA\_DATA[63..0]

11,12 MEM\_MB\_DQS\_L[7..0] >> MEM\_MB\_DQS\_L[7..0]  
11,12 MEM\_MB\_DQS\_H[7..0] >> MEM\_MB\_DQS\_H[7..0]  
11,12 MEM\_MB\_DM[7..0] >> MEM\_MB\_DM[7..0]  
11,12,13 MEM\_MB\_ADD[15..0] >> MEM\_MB\_ADD[15..0]  
11,12 MEM\_MB\_DATA[63..0] >> MEM\_MB\_DATA[63..0]

CPU1B

MEMORY INTERFACE A

|                       |    |                |      |              |             |                    |
|-----------------------|----|----------------|------|--------------|-------------|--------------------|
| 11,13 MEM_MA0_CLK_H2  | >> | MEM_MA0_CLK_H2 | AG21 | MA0_CLK_H(2) | MA_DATA(63) | AE14 MEM_MA_DATA63 |
| 11,13 MEM_MA0_CLK_L2  | >> | MEM_MA0_CLK_L2 | AG20 | MA0_CLK_L(2) | MA_DATA(62) | AG14 MEM_MA_DATA62 |
| 11,13 MEM_MA0_CLK_H1  | >> | MEM_MA0_CLK_H1 | G19  | MA0_CLK_H(1) | MA_DATA(61) | AG16 MEM_MA_DATA61 |
| 11,13 MEM_MA0_CLK_L1  | >> | MEM_MA0_CLK_L1 | H19  | MA0_CLK_L(1) | MA_DATA(60) | AD17 MEM_MA_DATA60 |
| 11,13 MEM_MA0_CLK_H0  | >> | MEM_MA0_CLK_H0 | U27  | MA0_CLK_H(0) | MA_DATA(59) | AD13 MEM_MA_DATA59 |
| 11,13 MEM_MA0_CLK_L0  | >> | MEM_MA0_CLK_L0 | U26  | MA0_CLK_L(0) | MA_DATA(58) | AE13 MEM_MA_DATA58 |
| 11,13 MEM_MA0_CS_L1   | >> | MEM_MA0_CS_L1  | AC25 | MA0_CS_L(1)  | MA_DATA(57) | AG15 MEM_MA_DATA57 |
| 11,13 MEM_MA0_CS_L0   | >> | MEM_MA0_CS_L0  | AA24 | MA0_CS_L(0)  | MA_DATA(56) | AE16 MEM_MA_DATA56 |
| 11,13 MEM_MA0_ODT0    | >> | MEM_MA0_ODT0   | AC28 | MA0_ODT(0)   | MA_DATA(55) | AG17 MEM_MA_DATA55 |
| 12,13 MEM_MA1_CLK_H2  | >> | MEM_MA1_CLK_H2 | AE20 | MA1_CLK_H(2) | MA_DATA(54) | AD21 MEM_MA_DATA54 |
| 12,13 MEM_MA1_CLK_L2  | >> | MEM_MA1_CLK_L2 | AE19 | MA1_CLK_L(2) | MA_DATA(53) | AG22 MEM_MA_DATA53 |
| 12,13 MEM_MA1_CLK_H1  | >> | MEM_MA1_CLK_H1 | G20  | MA1_CLK_H(1) | MA_DATA(52) | AE17 MEM_MA_DATA52 |
| 12,13 MEM_MA1_CLK_L1  | >> | MEM_MA1_CLK_L1 | G21  | MA1_CLK_L(1) | MA_DATA(51) | AE17 MEM_MA_DATA51 |
| 12,13 MEM_MA1_CLK_H0  | >> | MEM_MA1_CLK_H0 | V27  | MA1_CLK_H(0) | MA_DATA(50) | AE21 MEM_MA_DATA50 |
| 12,13 MEM_MA1_CLK_L0  | >> | MEM_MA1_CLK_L0 | W27  | MA1_CLK_L(0) | MA_DATA(49) | AE21 MEM_MA_DATA49 |
| 12,13 MEM_MA1_CS_L1   | >> | MEM_MA1_CS_L1  | AD27 | MA1_CS_L(1)  | MA_DATA(48) | AE21 MEM_MA_DATA48 |
| 12,13 MEM_MA1_CS_L0   | >> | MEM_MA1_CS_L0  | AA25 | MA1_CS_L(0)  | MA_DATA(47) | AE23 MEM_MA_DATA47 |
| 12,13 MEM_MA1_ODT0    | >> | MEM_MA1_ODT0   | AC27 | MA1_ODT(0)   | MA_DATA(46) | AE23 MEM_MA_DATA46 |
| 11,12,13 MEM_MA_CAS_L | >> | MEM_MA_CAS_L   | AB25 | MA_CAS_L     | MA_DATA(45) | AJ26 MEM_MA_DATA45 |
| 11,12,13 MEM_MA_WE_L  | >> | MEM_MA_WE_L    | AB27 | MA_WE_L      | MA_DATA(44) | AG28 MEM_MA_DATA44 |
| 11,12,13 MEM_MA_RAS_L | >> | MEM_MA_RAS_L   | AA26 | MA_RAS_L     | MA_DATA(43) | AE22 MEM_MA_DATA43 |
| 11,12,13 MEM_MA_BANK2 | >> | MEM_MA_BANK2   | N25  | MA_BANK(2)   | MA_DATA(42) | AG23 MEM_MA_DATA42 |
| 11,12,13 MEM_MA_BANK1 | >> | MEM_MA_BANK1   | Y27  | MA_BANK(1)   | MA_DATA(41) | AH25 MEM_MA_DATA41 |
| 11,12,13 MEM_MA_BANK0 | >> | MEM_MA_BANK0   | AA27 | MA_BANK(0)   | MA_DATA(40) | AE25 MEM_MA_DATA40 |
| 12,13 MEM_MA_CKE1     | >> | MEM_MA_CKE1    | L27  | MA_CKE(1)    | MA_DATA(39) | AJ28 MEM_MA_DATA39 |
| 11,13 MEM_MA_CKE0     | >> | MEM_MA_CKE0    | M25  | MA_CKE(0)    | MA_DATA(38) | AJ29 MEM_MA_DATA38 |
| MEM_MA_ADD15          | >> | MEM_MA_ADD15   | M27  | MA_ADD(15)   | MA_DATA(37) | AE29 MEM_MA_DATA37 |
| MEM_MA_ADD14          | >> | MEM_MA_ADD14   | N24  | MA_ADD(14)   | MA_DATA(36) | AE26 MEM_MA_DATA36 |
| MEM_MA_ADD13          | >> | MEM_MA_ADD13   | AC26 | MA_ADD(13)   | MA_DATA(35) | AJ27 MEM_MA_DATA35 |
| MEM_MA_ADD12          | >> | MEM_MA_ADD12   | N26  | MA_ADD(12)   | MA_DATA(34) | AH27 MEM_MA_DATA34 |
| MEM_MA_ADD11          | >> | MEM_MA_ADD11   | P25  | MA_ADD(11)   | MA_DATA(33) | AG29 MEM_MA_DATA33 |
| MEM_MA_ADD10          | >> | MEM_MA_ADD10   | Y25  | MA_ADD(10)   | MA_DATA(32) | AE27 MEM_MA_DATA32 |
| MEM_MA_ADD9           | >> | MEM_MA_ADD9    | R24  | MA_ADD(9)    | MA_DATA(31) | E29 MEM_MA_DATA31  |
| MEM_MA_ADD8           | >> | MEM_MA_ADD8    | R24  | MA_ADD(8)    | MA_DATA(30) | F28 MEM_MA_DATA30  |
| MEM_MA_ADD7           | >> | MEM_MA_ADD7    | P27  | MA_ADD(7)    | MA_DATA(29) | D27 MEM_MA_DATA29  |
| MEM_MA_ADD6           | >> | MEM_MA_ADD6    | R25  | MA_ADD(6)    | MA_DATA(28) | C27 MEM_MA_DATA28  |
| MEM_MA_ADD5           | >> | MEM_MA_ADD5    | R26  | MA_ADD(5)    | MA_DATA(27) | G26 MEM_MA_DATA27  |
| MEM_MA_ADD4           | >> | MEM_MA_ADD4    | R27  | MA_ADD(4)    | MA_DATA(26) | F27 MEM_MA_DATA26  |
| MEM_MA_ADD3           | >> | MEM_MA_ADD3    | T25  | MA_ADD(3)    | MA_DATA(25) | C28 MEM_MA_DATA25  |
| MEM_MA_ADD2           | >> | MEM_MA_ADD2    | U25  | MA_ADD(2)    | MA_DATA(24) | E27 MEM_MA_DATA24  |
| MEM_MA_ADD1           | >> | MEM_MA_ADD1    | T27  | MA_ADD(1)    | MA_DATA(23) | F25 MEM_MA_DATA23  |
| MEM_MA_ADD0           | >> | MEM_MA_ADD0    | W24  | MA_ADD(0)    | MA_DATA(22) | E25 MEM_MA_DATA22  |
| MEM_MA_DQS_H7         | >> | MEM_MA_DQS_H7  | AD15 | MA_DQS_H(7)  | MA_DATA(21) | D24 MEM_MA_DATA21  |
| MEM_MA_DQS_L7         | >> | MEM_MA_DQS_L7  | AE15 | MA_DQS_L(7)  | MA_DATA(20) | E26 MEM_MA_DATA20  |
| MEM_MA_DQS_H6         | >> | MEM_MA_DQS_H6  | AG18 | MA_DQS_H(6)  | MA_DATA(19) | E26 MEM_MA_DATA19  |
| MEM_MA_DQS_L6         | >> | MEM_MA_DQS_L6  | AG19 | MA_DQS_L(6)  | MA_DATA(18) | C26 MEM_MA_DATA18  |
| MEM_MA_DQS_H5         | >> | MEM_MA_DQS_H5  | AG24 | MA_DQS_H(5)  | MA_DATA(17) | G23 MEM_MA_DATA17  |
| MEM_MA_DQS_L5         | >> | MEM_MA_DQS_L5  | AG25 | MA_DQS_L(5)  | MA_DATA(16) | F23 MEM_MA_DATA16  |
| MEM_MA_DQS_H4         | >> | MEM_MA_DQS_H4  | AG27 | MA_DQS_H(4)  | MA_DATA(15) | E22 MEM_MA_DATA15  |
| MEM_MA_DQS_L4         | >> | MEM_MA_DQS_L4  | AG28 | MA_DQS_L(4)  | MA_DATA(14) | E21 MEM_MA_DATA14  |
| MEM_MA_DQS_H3         | >> | MEM_MA_DQS_H3  | D29  | MA_DQS_H(3)  | MA_DATA(13) | F17 MEM_MA_DATA13  |
| MEM_MA_DQS_L3         | >> | MEM_MA_DQS_L3  | C29  | MA_DQS_L(3)  | MA_DATA(12) | G17 MEM_MA_DATA12  |
| MEM_MA_DQS_H2         | >> | MEM_MA_DQS_H2  | C25  | MA_DQS_H(2)  | MA_DATA(11) | G22 MEM_MA_DATA11  |
| MEM_MA_DQS_L2         | >> | MEM_MA_DQS_L2  | D25  | MA_DQS_L(2)  | MA_DATA(10) | E21 MEM_MA_DATA10  |
| MEM_MA_DQS_H1         | >> | MEM_MA_DQS_H1  | E19  | MA_DQS_H(1)  | MA_DATA(9)  | G18 MEM_MA_DATA9   |
| MEM_MA_DQS_L1         | >> | MEM_MA_DQS_L1  | E19  | MA_DQS_L(1)  | MA_DATA(8)  | E17 MEM_MA_DATA8   |
| MEM_MA_DQS_H0         | >> | MEM_MA_DQS_H0  | F15  | MA_DQS_H(0)  | MA_DATA(7)  | G16 MEM_MA_DATA7   |
| MEM_MA_DQS_L0         | >> | MEM_MA_DQS_L0  | G15  | MA_DQS_L(0)  | MA_DATA(6)  | E15 MEM_MA_DATA6   |
| MEM_MA_DM7            | >> | MEM_MA_DM7     | AE15 | MA_DM(7)     | MA_DATA(5)  | G13 MEM_MA_DATA5   |
| MEM_MA_DM6            | >> | MEM_MA_DM6     | AE19 | MA_DM(6)     | MA_DATA(4)  | H13 MEM_MA_DATA4   |
| MEM_MA_DM5            | >> | MEM_MA_DM5     | AJ25 | MA_DM(5)     | MA_DATA(3)  | H17 MEM_MA_DATA3   |
| MEM_MA_DM4            | >> | MEM_MA_DM4     | AH29 | MA_DM(4)     | MA_DATA(2)  | E16 MEM_MA_DATA2   |
| MEM_MA_DM3            | >> | MEM_MA_DM3     | B29  | MA_DM(3)     | MA_DATA(1)  | E14 MEM_MA_DATA1   |
| MEM_MA_DM2            | >> | MEM_MA_DM2     | E24  | MA_DM(2)     | MA_DATA(0)  | G14 MEM_MA_DATA0   |
| MEM_MA_DM1            | >> | MEM_MA_DM1     | E18  | MA_DM(1)     |             |                    |
| MEM_MA_DM0            | >> | MEM_MA_DM0     | H15  | MA_DM(0)     |             |                    |


CPU1C

MEMORY INTERFACE B

|                       |    |                |      |              |             |                    |
|-----------------------|----|----------------|------|--------------|-------------|--------------------|
| 11,13 MEM_MB0_CLK_H2  | >> | MEM_MB0_CLK_H2 | AJ19 | MB0_CLK_H(2) | MB_DATA(63) | AH13 MEM_MB_DATA63 |
| 11,13 MEM_MB0_CLK_L2  | >> | MEM_MB0_CLK_L2 | AK19 | MB0_CLK_L(2) | MB_DATA(62) | AL13 MEM_MB_DATA62 |
| 11,13 MEM_MB0_CLK_H1  | >> | MEM_MB0_CLK_H1 | A18  | MB0_CLK_H(1) | MB_DATA(61) | AL15 MEM_MB_DATA61 |
| 11,13 MEM_MB0_CLK_L1  | >> | MEM_MB0_CLK_L1 | A19  | MB0_CLK_L(1) | MB_DATA(60) | AJ15 MEM_MB_DATA60 |
| 11,13 MEM_MB0_CLK_H0  | >> | MEM_MB0_CLK_H0 | U31  | MB0_CLK_H(0) | MB_DATA(59) | AF13 MEM_MB_DATA59 |
| 11,13 MEM_MB0_CLK_L0  | >> | MEM_MB0_CLK_L0 | U30  | MB0_CLK_L(0) | MB_DATA(58) | AG13 MEM_MB_DATA58 |
| 11,13 MEM_MB0_CS_L1   | >> | MEM_MB0_CS_L1  | AE30 | MB0_CS_L(1)  | MB_DATA(57) | AL14 MEM_MB_DATA57 |
| 11,13 MEM_MB0_CS_L0   | >> | MEM_MB0_CS_L0  | AC31 | MB0_CS_L(0)  | MB_DATA(56) | AK15 MEM_MB_DATA56 |
| 11,13 MEM_MB0_ODT0    | >> | MEM_MB0_ODT0   | AD29 | MB0_ODT(0)   | MB_DATA(55) | AL16 MEM_MB_DATA55 |
| 12,13 MEM_MB1_CLK_H2  | >> | MEM_MB1_CLK_H2 | AL19 | MB1_CLK_H(2) | MB_DATA(54) | AK21 MEM_MB_DATA54 |
| 12,13 MEM_MB1_CLK_L2  | >> | MEM_MB1_CLK_L2 | AL18 | MB1_CLK_L(2) | MB_DATA(53) | AL21 MEM_MB_DATA53 |
| 12,13 MEM_MB1_CLK_H1  | >> | MEM_MB1_CLK_H1 | C18  | MB1_CLK_H(1) | MB_DATA(52) | AH15 MEM_MB_DATA52 |
| 12,13 MEM_MB1_CLK_L1  | >> | MEM_MB1_CLK_L1 | D19  | MB1_CLK_L(1) | MB_DATA(51) | AJ16 MEM_MB_DATA51 |
| 12,13 MEM_MB1_CLK_H0  | >> | MEM_MB1_CLK_H0 | W29  | MB1_CLK_H(0) | MB_DATA(50) | AH19 MEM_MB_DATA50 |
| 12,13 MEM_MB1_CLK_L0  | >> | MEM_MB1_CLK_L0 | W28  | MB1_CLK_L(0) | MB_DATA(49) | AH19 MEM_MB_DATA49 |
| 12,13 MEM_MB1_CS_L1   | >> | MEM_MB1_CS_L1  | AE29 | MB1_CS_L(1)  | MB_DATA(48) | AL20 MEM_MB_DATA48 |
| 12,13 MEM_MB1_CS_L0   | >> | MEM_MB1_CS_L0  | AB31 | MB1_CS_L(0)  | MB_DATA(47) | AJ22 MEM_MB_DATA47 |
| 12,13 MEM_MB1_ODT0    | >> | MEM_MB1_ODT0   | AD31 | MB1_ODT(0)   | MB_DATA(46) | AL22 MEM_MB_DATA46 |
| 11,12,13 MEM_MB_CAS_L | >> | MEM_MB_CAS_L   | AC29 | MB_CAS_L     | MB_DATA(45) | AL24 MEM_MB_DATA45 |
| 11,12,13 MEM_MB_WE_L  | >> | MEM_MB_WE_L    | AC30 | MB_WE_L      | MB_DATA(44) | AK25 MEM_MB_DATA44 |
| 11,12,13 MEM_MB_RAS_L | >> | MEM_MB_RAS_L   | AB29 | MB_RAS_L     | MB_DATA(43) | AJ21 MEM_MB_DATA43 |
| 11,12,13 MEM_MB_BANK2 | >> | MEM_MB_BANK2   | N31  | MB_BANK(2)   | MB_DATA(42) | AH21 MEM_MB_DATA42 |
| 11,12,13 MEM_MB_BANK1 | >> | MEM_MB_BANK1   | AA31 | MB_BANK(1)   | MB_DATA(41) | AH23 MEM_MB_DATA41 |
| 11,12,13 MEM_MB_BANK0 | >> | MEM_MB_BANK0   | AA28 | MB_BANK(0)   | MB_DATA(40) | AJ24 MEM_MB_DATA40 |
| 12,13 MEM_MB_CKE1     | >> | MEM_MB_CKE1    | M31  | MB_CKE(1)    | MB_DATA(39) | AL27 MEM_MB_DATA39 |
| 11,13 MEM_MB_CKE0     | >> | MEM_MB_CKE0    | M29  | MB_CKE(0)    | MB_DATA(38) | AK27 MEM_MB_DATA38 |
| MEM_MB_ADD15          | >> | MEM_MB_ADD15   | N28  | MB_ADD(15)   | MB_DATA(37) | AH31 MEM_MB_DATA37 |
| MEM_MB_ADD14          | >> | MEM_MB_ADD14   | N29  | MB_ADD(14)   | MB_DATA(36) | AG30 MEM_MB_DATA36 |
| MEM_MB_ADD13          | >> | MEM_MB_ADD13   | AE31 | MB_ADD(13)   | MB_DATA(35) | AL25 MEM_MB_DATA35 |
| MEM_MB_ADD12          | >> | MEM_MB_ADD12   | N30  | MB_ADD(12)   | MB_DATA(34) | AL26 MEM_MB_DATA34 |
| MEM_MB_ADD11          | >> | MEM_MB_ADD11   | P29  | MB_ADD(11)   | MB_DATA(33) | AJ30 MEM_MB_DATA33 |
| MEM_MB_ADD10          | >> | MEM_MB_ADD10   | AA29 | MB_ADD(10)   | MB_DATA(32) | AJ31 MEM_MB_DATA32 |
| MEM_MB_ADD9           | >> | MEM_MB_ADD9    | P29  | MB_ADD(9)    | MB_DATA(31) | E31 MEM_MB_DATA31  |
| MEM_MB_ADD8           | >> | MEM_MB_ADD8    | R29  | MB_ADD(8)    | MB_DATA(30) | E30 MEM_MB_DATA30  |
| MEM_MB_ADD7           | >> | MEM_MB_ADD7    | R28  | MB_ADD(7)    | MB_DATA(29) | B27 MEM_MB_DATA29  |
| MEM_MB_ADD6           | >> | MEM_MB_ADD6    | R31  | MB_ADD(6)    | MB_DATA(28) | A27 MEM_MB_DATA28  |
| MEM_MB_ADD5           | >> | MEM_MB_ADD5    | R30  | MB_ADD(5)    | MB_DATA(27) | F29 MEM_MB_DATA27  |
| MEM_MB_ADD4           | >> | MEM_MB_ADD4    | T31  | MB_ADD(4)    | MB_DATA(26) | F31 MEM_MB_DATA26  |
| MEM_MB_ADD3           | >> | MEM_MB_ADD3    | T29  | MB_ADD(3)    | MB_DATA(25) | A29 MEM_MB_DATA25  |
| MEM_MB_ADD2           | >> | MEM_MB_ADD2    | U29  | MB_ADD(2)    | MB_DATA(24) | A28 MEM_MB_DATA24  |
| MEM_MB_ADD1           | >> | MEM_MB_ADD1    | U28  | MB_ADD(1)    | MB_DATA(23) | A25 MEM_MB_DATA23  |
| MEM_MB_ADD0           | >> | MEM_MB_ADD0    | AA30 | MB_ADD(0)    | MB_DATA(22) | A24 MEM_MB_DATA22  |
| MEM_MB_DQS_H7         | >> | MEM_MB_DQS_H7  | AK13 | MB_DQS_H(7)  | MB_DATA(21) | C22 MEM_MB_DATA21  |
| MEM_MB_DQS_L7         | >> | MEM_MB_DQS_L7  | AJ13 | MB_DQS_L(7)  | MB_DATA(20) | D21 MEM_MB_DATA20  |
| MEM_MB_DQS_H6         | >> | MEM_MB_DQS_H6  | AK17 | MB_DQS_H(6)  | MB_DATA(19) | A26 MEM_MB_DATA19  |
| MEM_MB_DQS_L6         | >> | MEM_MB_DQS_L6  | AJ17 | MB_DQS_L(6)  | MB_DATA(18) | B25 MEM_MB_DATA18  |
| MEM_MB_DQS_H5         | >> | MEM_MB_DQS_H5  | AK23 | MB_DQS_H(5)  | MB_DATA(17) | B23 MEM_MB_DATA17  |
| MEM_MB_DQS_L5         | >> | MEM_MB_DQS_L5  | AL23 | MB_DQS_L(5)  | MB_DATA(16) | A22 MEM_MB_DATA16  |
| MEM_MB_DQS_H4         | >> | MEM_MB_DQS_H4  | AL28 | MB_DQS_H(4)  | MB_DATA(15) | B21 MEM_MB_DATA15  |
| MEM_MB_DQS_L4         | >> | MEM_MB_DQS_L4  | AL29 | MB_DQS_L(4)  | MB_DATA(14) | A20 MEM_MB_DATA14  |
| MEM_MB_DQS_H3         | >> | MEM_MB_DQS_H3  | D31  | MB_DQS_H(3)  | MB_DATA(13) | C16 MEM_MB_DATA13  |
| MEM_MB_DQS_L3         | >> | MEM_MB_DQS_L3  | C31  | MB_DQS_L(3)  | MB_DATA(12) | D15 MEM_MB_DATA12  |
| MEM_MB_DQS_H2         | >> | MEM_MB_DQS_H2  | C24  | MB_DQS_H(2)  | MB_DATA(11) | C21 MEM_MB_DATA11  |
| MEM_MB_DQS_L2         | >> | MEM_MB_DQS_L2  | D24  | MB_DQS_L(2)  | MB_DATA(10) | A21 MEM_MB_DATA10  |
| MEM_MB_DQS_H1         | >> | MEM_MB_DQS_H1  | D17  | MB_DQS_H(1)  | MB_DATA(9)  | A17 MEM_MB_DATA9   |
| MEM_MB_DQS_L1         | >> | MEM_MB_DQS_L1  | C17  | MB_DQS_L(1)  | MB_DATA(8)  | A16 MEM_MB_DATA8   |
| MEM_MB_DQS_H0         | >> | MEM_MB_DQS_H0  | C14  | MB_DQS_H(0)  | MB_DATA(7)  | B15 MEM_MB_DATA7   |
| MEM_MB_DQS_L0         | >> | MEM_MB_DQS_L0  | C13  | MB_DQS_L(0)  | MB_DATA(6)  | A14 MEM_MB_DATA6   |
| MEM_MB_DM7            | >> | MEM_MB_DM7     | AJ14 | MB_DM(7)     | MB_DATA(5)  | E13 MEM_MB_DATA5   |
| MEM_MB_DM6            | >> | MEM_MB_DM6     | AH17 | MB_DM(6)     | MB_DATA(4)  | F13 MEM_MB_DATA4   |
| MEM_MB_DM5            | >> | MEM_MB_DM5     | AJ23 | MB_DM(5)     | MB_DATA(3)  | C15 MEM_MB_DATA3   |
| MEM_MB_DM4            | >> | MEM_MB_DM4     | AK29 | MB_DM(4)     | MB_DATA(2)  | A15 MEM_MB_DATA2   |
| MEM_MB_DM3            | >> | MEM_MB_DM3     | C30  | MB_DM(3)     | MB_DATA(1)  | A13 MEM_MB_DATA1   |
| MEM_MB_DM2            | >> | MEM_MB_DM2     | A23  | MB_DM(2)     | MB_DATA(0)  | D13 MEM_MB_DATA0   |
| MEM_MB_DM1            | >> | MEM_MB_DM1     | B17  | MB_DM(1)     |             |                    |
| MEM_MB_DM0            | >> | MEM_MB_DM0     | B13  | MB_DM(0)     |             |                    |


Micro Star Restricted Secret


|                                                                                                                |                      |                                                             |       |
|----------------------------------------------------------------------------------------------------------------|----------------------|-------------------------------------------------------------|-------|
| Title                                                                                                          | K9 M2 DDR MEMORY I/F | Rev                                                         | 0A    |
| Document Number                                                                                                | MS-7501              |                                                             |       |
| MICRO-STAR INT'L CO., LTD.<br>No. 69, Li-De St, Jung-He City,<br>Taipei Hsien, Taiwan<br>http://www.msi.com.tw |                      | Last Revision Date:<br>Wednesday, October 31, 2007<br>Sheet |       |
|                                                                                                                |                      | 9                                                           | of 40 |





N12-9400050-F02


| Micro Star Restricted Secret                                                                                    |                 |                                                                         |
|-----------------------------------------------------------------------------------------------------------------|-----------------|-------------------------------------------------------------------------|
| Title                                                                                                           | K9 M2 PWR & GND | Rev<br>0A                                                               |
| Document Number                                                                                                 | MS-7501         |                                                                         |
| MICRO-STAR INT'L CO., LTD.<br>No. 68, Li-De St., Jung-He City,<br>Taipei Hsien, Taiwan<br>http://www.msi.com.tw |                 | Last Revision Date:<br>Wednesday, October 31, 2007<br>Sheet<br>10 of 40 |











## Decoupling Between Processor and DIMMs




Layout: Spread out on VTT pour



|                                                                                                                                                          |                        |                                                                           |
|----------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------|---------------------------------------------------------------------------|
| <b>Micro Star Restricted Secret</b>                                                                                                                      |                        |                                                                           |
| <b>Title</b>                                                                                                                                             | <b>DDR Termination</b> | Rev                                                                       |
| <b>Document Number</b>                                                                                                                                   | <b>MS-7501</b>         | 0A                                                                        |
| <b>MICRO STAR INT'L CO., LTD.</b><br>No. 69, L-De St, Jung-Ho City,<br>Taipei Hsien, Taiwan<br><a href="http://www.msi.com.tw">http://www.msi.com.tw</a> |                        | <b>Last Revision Date:</b><br>Wednesday, October 31, 2007<br><b>Sheet</b> |
|                                                                                                                                                          |                        | 13 of 40                                                                  |

## NB HEAT-SINK



8 HT\_CADOUT\_H[15..0] >> HT\_CADOUT\_H[15..0]  
8 HT\_CADOUT\_L[15..0] >> HT\_CADOUT\_L[15..0]

8 HT\_CADIN\_H[15..0] >> HT\_CADIN\_H[15..0]  
8 HT\_CADIN\_L[15..0] >> HT\_CADIN\_L[15..0]

20 / 5 / 5 / 5 / 20

20 / 5 / 5 / 5 / 20

U10A  
HT\_CADOUT\_H0 Y25  
HT\_CADOUT\_L0 Y24  
HT\_CADOUT\_H1 V22  
HT\_CADOUT\_L1 V23  
HT\_CADOUT\_H2 V24  
HT\_CADOUT\_L2 V24  
HT\_CADOUT\_H3 U24  
HT\_CADOUT\_L3 U25  
HT\_CADOUT\_H4 T25  
HT\_CADOUT\_L4 T24  
HT\_CADOUT\_H5 P22  
HT\_CADOUT\_L5 P23  
HT\_CADOUT\_H6 P25  
HT\_CADOUT\_L6 P24  
HT\_CADOUT\_H7 N24  
HT\_CADOUT\_L7 N25  
  
HT\_CADOUT\_H8 AC24  
HT\_CADOUT\_L8 AC25  
HT\_CADOUT\_H9 AB25  
HT\_CADOUT\_L9 AB24  
HT\_CADOUT\_H10 AA24  
HT\_CADOUT\_L10 AA25  
HT\_CADOUT\_H11 Y22  
HT\_CADOUT\_L11 Y23  
HT\_CADOUT\_H12 W21  
HT\_CADOUT\_L12 W20  
HT\_CADOUT\_H13 V21  
HT\_CADOUT\_L13 V20  
HT\_CADOUT\_H14 U20  
HT\_CADOUT\_L14 U21  
HT\_CADOUT\_H15 U19  
HT\_CADOUT\_L15 U18

PART 1 OF 6

HYPER TRANSPORT CPU  
I/F

HT\_TXCAD0P D24  
HT\_TXCAD0N D25  
HT\_TXCAD1P E24  
HT\_TXCAD1N E25  
HT\_TXCAD2P E24  
HT\_TXCAD2N E23  
HT\_TXCAD3P E22  
HT\_TXCAD3N E23  
HT\_TXCAD4P H23  
HT\_TXCAD4N H22  
HT\_TXCAD5P J25  
HT\_TXCAD5N J24  
HT\_TXCAD6P K25  
HT\_TXCAD6N K23  
HT\_TXCAD7P K22  
HT\_TXCAD7N  
  
HT\_TXCAD8P E21  
HT\_TXCAD8N G21  
HT\_TXCAD9P G20  
HT\_TXCAD9N H21  
HT\_TXCAD10P J20  
HT\_TXCAD10N J21  
HT\_TXCAD11P J18  
HT\_TXCAD11N K17  
HT\_TXCAD12P L19  
HT\_TXCAD12N L19  
HT\_TXCAD13P M19  
HT\_TXCAD13N L18  
HT\_TXCAD14P M21  
HT\_TXCAD14N P21  
HT\_TXCAD15P P18  
HT\_TXCAD15N M18

8 HT\_CLKOUT\_H0 >>  
8 HT\_CLKOUT\_L0 >>  
8 HT\_CLKOUT\_H1 >>  
8 HT\_CLKOUT\_L1 >>  
  
8 HT\_CTLOUT\_H0 >>  
8 HT\_CTLOUT\_L0 >>  
8 HT\_CTLOUT\_H1 >>  
8 HT\_CTLOUT\_L1 >>

T22 HT\_RXCLK0P  
T23 HT\_RXCLK0N  
AB23 HT\_RXCLK1P  
AA22 HT\_RXCLK1N  
  
M22 HT\_RXCTL0P  
M23 HT\_RXCTL0N  
R21 HT\_RXCTL1P  
R20 HT\_RXCTL1N

H24 >> HT\_CLKIN\_H0 8  
H25 >> HT\_CLKIN\_L0 8  
L21 >> HT\_CLKIN\_H1 8  
L20 >> HT\_CLKIN\_L1 8  
  
M24 >> HT\_CTLIN\_H0 8  
M25 >> HT\_CTLIN\_L0 8  
P19 >> HT\_CTLIN\_H1 8  
R18 >> HT\_CTLIN\_L1 8

301R/4/1% R172 HT\_RXCALP C23  
HT\_RXCALN A24  
HT\_RXCALP  
HT\_RXCALN  
HT\_TXCALP B24  
HT\_TXCALN B25


5 / 10

5 / 10

Check U10 New Version : Port Number

RX780/RS740/RS780 difference table (HT LINK)

| SIGNALS   | RS740         | RX780 | RS780 |
|-----------|---------------|-------|-------|
| HT_RXCALP | 49.9R (GND)   | 1.21K | 301R  |
| HT_RXCALN | 49.9R (VDDHT) |       |       |
| HT_TXCALP | 100R          | 1.21K | 301R  |
| HT_TXCALN |               |       |       |





MICRO-STAR IN'L CO., LTD.

|       |                             |         |            |
|-------|-----------------------------|---------|------------|
| Title |                             |         | RS780-HT L |
| Size  | Document Number             | MS-7501 |            |
| Date: | Wednesday, October 31, 2007 | Sheet   | 14 of 40   |

Rev 0A






RS780

GPP\_RXnP

GPP\_RXnN

GPP\_TXnP

GPP\_TXnN



PCI-E Expansion  
Connector or  
Device

PERp(x)

PERn(x)

PETp(y)

PETn(y)

RS780 Display Port Support (muxed on GFX)

|     |                                            |
|-----|--------------------------------------------|
| DP0 | GFX_TX0, TX1, TX2 and TX3<br>AUX0 and HPD0 |
| DP1 | GFX_TX4, TX5, TX6 and TX7<br>AUX1 and HPD1 |


Figure 39: Layout Guidelines for the PCI-Express Expansion Interface



```

NC : U11 , R182 , R290
Stuff : R742 and R743
for RS780 A12 spec
Remind BIOS

```




|                   | <b>RX780</b>                | <b>RS740</b>       | <b>RS780</b>       |
|-------------------|-----------------------------|--------------------|--------------------|
| <b>DEBUG_OUT0</b> | <b>RED(DFT_GPIO0)</b>       | <b>LVDS_DIGON</b>  | <b>LVDS_DIGON</b>  |
| <b>DEBUG_OUT1</b> | <b>GREEN(DFT_GPIO1)</b>     | <b>LVDS_ENA_BL</b> | <b>LVDS_ENA_BL</b> |
| <b>DEBUG_OUT2</b> | <b>Y(DFT_GPIO2)</b>         | <b>LVDS_BLOn</b>   | <b>LVDS_BLOn</b>   |
| <b>DEBUG_OUT3</b> | <b>BLUE(DFT_GPIO3)</b>      | <b>TMDS_HPD</b>    | <b>TMDS_HPD</b>    |
| <b>DEBUG_OUT4</b> | <b>TXOUT_L2N(DBG_GPIO0)</b> | <b>X</b>           | <b>AUX1N</b>       |
| <b>DEBUG_OUT5</b> | <b>TXCLK_LP(DBG_GPIO1)</b>  | <b>X</b>           | <b>AUX1P</b>       |
| <b>DEBUG_OUT6</b> | <b>TXOUT_L3N(DBG_GPIO2)</b> | <b>X</b>           | <b>HPD</b>         |
| <b>DEBUG_OUT7</b> | <b>TXCLK_LN(DBG_GPIO3)</b>  | <b>X</b>           | <b>AUX_CAL</b>     |

| RX740/RS740/RS780 JTAG PIN MAPPING |                  |                 |
|------------------------------------|------------------|-----------------|
|                                    | RX780            | RS740/RS780     |
| TRST                               | TEST_EN          | TEST_EN         |
| TMS(TP220)                         | PCIE_RST3(TP222) | DDC_DATA(TP223) |
| TDI                                | I2C_DATA         | I2C_DATA        |
| TCK                                | I2C_CLK          | I2C_CLK         |
| TDQ(TP218)                         | PWM_GPIO6(TP219) | TMDS_HPD(TP221) |

| JTAG interface | RS780 Ball Name | Ball # |
|----------------|-----------------|--------|
| TEST_EN        | TESTMODE        | D13    |
| TCK            | I2C_CLK         | B9     |
| TDI            | I2C_DATA        | A9     |
| TDO            | TMSD_HPD        | D9     |
| TMS            | DDC_DATA0/AUXON | B8     |

|                                   |                             |       |          |
|-----------------------------------|-----------------------------|-------|----------|
| <b>MICRO-STAR INT'L CO., LTD.</b> |                             |       |          |
| Title                             |                             |       |          |
| RS780-SYSTEM I/F                  |                             |       |          |
| Size                              | Document Number             |       | Rev      |
|                                   | MS-7501                     |       | DA       |
| Date:                             | Wednesday, October 31, 2007 | Sheet | 16 of 40 |



- The memory interface IO power (VDD\_MEM) is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface IO transform power (VDD18\_MEM) is connected to 1.8 V.
- The voltage divider for memory interface reference voltage MEM\_VREF is connected to 1.5 V for DDR3 or 1.8 V for DDR2.
- The memory interface PLL power IOPLLVD18 is connected to 1.8 V and IOPLLVD is connected to 1.2 V for the RS740 and to 1.1 V for the RS780.
- The memory interface enable strap DFT\_GPIO0 is **not** connected to the GND.

## (Preliminary Data w/ Internal Clock Generator and IMC disabled) April 2007

| Voltage  | Usage         | Domain | Max(Spec)                 |
|----------|---------------|--------|---------------------------|
| 1.0-1.1V | RS780         | S0/S1  | 10A                       |
| 1.1V     | RS780         | S0/S1  | 3-4A                      |
| 1.2V     | RS780 & SB700 | S0/S1  | 2.4A (1A-NB / 1.4A-SB)    |
| 1.8V     | RS780& SB700  | S0/S1  | 0.8A (0.75A-NB / 50mA-SB) |

## April 2007

| Voltage  | Usage            | Domain            | Max(Spec)                        |
|----------|------------------|-------------------|----------------------------------|
| 3.3V     | RS780&<br>SB700  | S0/S1             | 428mA<br>(0.3A-NB /<br>128mA-SB) |
| 1.2VDual | SB700            | S0/S1/S2/S3/S4/S5 | 217mA                            |
| 3.3VDual | SB700            | S0/S1/S2/S3/S4/S5 | 495mA                            |
| 5V       | SB700<br>V5_VREF | S0/S1             | 0.21mA                           |



# SB HEAT-SINK

U13\_X1

**MSI**  
**DDR**

SB\_HEATSINK  
7388

PLACE PCIE CAPS  
CLOSE TO U13

100 Ohm

100 Ohm


PLACE THESE COMPONENTS CLOSE TO U600, AND  
USE GROUND GUARD FOR 32K\_X1 AND 32K\_X2

Note: LDT\_PG, LDT\_STP# & LDT\_RST# are OD  
and require a PU to the CPU I/O rail. They are  
also in the S5 domain to prevent glitching at  
power up.

Check U13 New Version : Port Number



SIO PCICLK has been changed  
PCICLK5 to PCICLK4 for AMD  
recommand

For EMI




10 pf For SA


Adding some 0.1uF stitching capacitors for  
crossing a split when these signals change  
different reference layer.




MICRO-STAR INT'L CO., LTD.

| SB700-PCIE/PCI/CPU/LPC |                             |                | Rev<br>0A |
|------------------------|-----------------------------|----------------|-----------|
| File                   | Document Number             | MS-7501        |           |
| Date:                  | Wednesday, October 31, 2007 | Sheet 19 of 40 |           |














## REQUIRED STRAPS

NOTE: SB700 HAS INTERNAL 15K PULL UP RESISTOR FOR RTC\_CLK



|           | PCI_CLK2                                       | PCI_CLK3                       | PCI_CLK4 | PCI_CLK5 | LPC_CLK0                        | LPC_CLK1                   | AZ_RST#                 | IMC_GPIO17                                     | IMC_GPIO16 |
|-----------|------------------------------------------------|--------------------------------|----------|----------|---------------------------------|----------------------------|-------------------------|------------------------------------------------|------------|
| PULL HIGH | WATCHDOG TIMER ON NB_PWRGD ENABLED             | USE DEBUG STRAPS               | RESERVED | RESERVED | ENABLE PCI MEM BOOT             | CLKGEN ENABLED             | IMC ENABLED             | ROM TYPE:<br>H, H = Reserved<br>H, L = SPI ROM |            |
| PULL LOW  | WATCHDOG TIMER ON NB_PWRGD DISABLED<br>DEFAULT | IGNORE DEBUG STRAPS<br>DEFAULT |          |          | DISABLE PCI MEM BOOT<br>DEFAULT | CLKGEN DISABLED<br>DEFAULT | IMC DISABLED<br>DEFAULT | L, H = LPC ROM<br>L, L = FWH ROM<br>DEFAULT    |            |

## DEBUG STRAPS

SB700 HAS 15K INTERNAL PU FOR PCI\_AD[30:23]

|           | PCI_AD28                  | PCI_AD27               | PCI_AD26                 | PCI_AD25               | PCI_AD24                           | PCI_AD23 |
|-----------|---------------------------|------------------------|--------------------------|------------------------|------------------------------------|----------|
| PULL HIGH | USE LONG RESET<br>DEFAULT | USE PCI PLL<br>DEFAULT | USE ACPI BCLK<br>DEFAULT | USE IDE PLL<br>DEFAULT | USE DEFAULT PCIE STRAPS<br>DEFAULT | RESERVED |
| PULL LOW  | USE SHORT RESET           | BYPASS PCI PLL         | BYPASS ACPI BCLK         | BYPASS IDE PLL         | USE EEPROM PCIE STRAPS             |          |

MICRO-STAR INT'L CO., LTD.

|                                   |  |                 |  |                |  |  |        |
|-----------------------------------|--|-----------------|--|----------------|--|--|--------|
| File                              |  |                 |  | SB700-STRAPS   |  |  |        |
| Size                              |  | Document Number |  |                |  |  | Rev 0A |
|                                   |  | MS-7501         |  |                |  |  |        |
| Date: Wednesday, October 31, 2007 |  |                 |  | Sheet 23 of 40 |  |  |        |


**PCI Express Slot x16/x1**

**PCI EXPRESS x16 Slot**




**N11-1640401-K06**

**PCI EXPRESS 1 Slot-1**




**N11-0360091-F02**




## Switch circuit for secondary displayport

AN-RS780A4.pdf







## POWER CIRCUIT FOR USB PORT 4,5




## POWER CIRCUIT FOR USB PORT 2,3



## POWER CIRCUIT FOR USB PORT 0,1




## POWER CIRCUIT FOR USB PORT 6,7



Part Number ? UP7533?8


## REAR PANEL USB CONNECTOR FOR USB PORT 4,5

Trace lengths must be less 12 inches




## FRONT PANEL USB CONNECTOR FOR USB PORT 0,1

Trace lengths must be less 5 inches




## REAR PANEL USB CONNECTOR FOR USB PORT 2,3

Trace lengths must be less 12 inches




## FRONT PANEL USB CONNECTOR FOR USB PORT 6,7

Trace lengths must be less 5 inches





## FRONT PANEL USB CONNECTOR FOR USB PORT 8,9

Trace lengths must be less 5 inches




## POWER CIRCUIT FOR USB PORT 8,9




| MICRO-STAR INT'L CO., LTD. |                             |         |          |
|----------------------------|-----------------------------|---------|----------|
| USB Conn.                  |                             |         |          |
| Size                       | Document Number             | MS-7501 | Rev 0A   |
| Date:                      | Wednesday, October 31, 2007 | Sheet   | 26 of 40 |


Figure 29: Placement of VGA and TV-Out Connectors



# VGA CONN BLOCK



# MEMORY VOLTAGE BLEED-OFF CIRCUIT




MICRO-STAR INT'L CO., LTD.

|       |                             |         |          |
|-------|-----------------------------|---------|----------|
| Title |                             |         | VGA CONN |
| Size  | Document Number             | MS-7501 |          |
| Date: | Wednesday, October 31, 2007 | Sheet   | 27 of 40 |
|       |                             | Rev     | 0A       |

T:2 , H:4.5 ,W:5 ,S:7,Er:4.2 ,Zo=104.8 Ohm

CRB Shiner\_Rev2.1 change to 0 Ohm

15 / 5 / 7 / 5 / 15



EMI request 20070910

EMI request 20071012







Figure 32: Layout Guidelines for the DVI/HDMI Signals



DVI CONNECTOR

HDMI CONNECTOR




MICRO-STAR IN'L CO., LTD.





|                      |                             |       |          |
|----------------------|-----------------------------|-------|----------|
| Title                |                             |       |          |
| HDMI / DVI CONNECTOR |                             |       |          |
| Size                 | Document Number             | Rev   |          |
|                      | MS-7501                     | 0A    |          |
| Date:                | Wednesday, October 31, 2007 | Sheet | 28 of 40 |







Rear 1394 port



TPBIAS1

0.33uF/16V/V56

R476 4.99K/4%1%

R472 56R/4

R474 56R/4

R475 56R/4

R477 56R/4

TPA1+


TPA1-

TPB1+



TPB1-

C624 220pF/16V/X7/4


Place near JMB381



For Intel 1394 pinheader



|       | Normal | IDDQ | BIST/FL | Nandtree |
|-------|--------|------|---------|----------|
| XTEST | 0      | 1    | 1       | 1        |
| GPIO2 | x      | 0    | 0       | 1        |
| GPIO3 | x      | 0    | 1       | 1        |



Reserved power plan for VCC1\_8

VCC3

VCC1\_8

U28

VIN

VOUT

ADU/GND

C634

0.1u/10v/X7/4

R480

220R/4/1%

C635

0.1u/10v/X7/4

EC42


100u/16v/6.3X5/2.5mm

1.8V\_CTL

AZ1117H\_SOT223

R482



100R/4/1%





S3 Resume time

|                          |                             |       |          |
|--------------------------|-----------------------------|-------|----------|
| Title                    |                             |       |          |
| 1394 Controller - JMB381 |                             |       |          |
| Size                     | Document Number             | Rev   |          |
|                          | MS-7501                     | 0A    |          |
| Date:                    | Wednesday, October 31, 2007 | Sheet | 31 of 40 |












| Power Group A                       | Power Group B                      |
|-------------------------------------|------------------------------------|
| VDDIO <sup>1,2</sup> <b>Vcc_DDR</b> | VDD[1:0] <sup>2</sup> <b>Vcore</b> |
| VTT <sup>1,2</sup> <b>VTT</b>       | VDDNB <b>Vcore_NB</b>              |
| VDDA <b>VDDA25</b>                  | VLDT <b>HT</b>                     |


- 1) *VDDIO must never exceed VTT by greater than X.XX V. This relationship must be enforced at all times including power-up, power-down, and power failure.*
- 2) *VDDIO and VTT only apply to DDR2 compatible processors.*
- 3) *VDD refers generically to the core voltage plane(s). VDD0 refers to processor power plane 0, and VDD1 refers to processor power plane 1.*




## Intel Front Panel






## ATX Connector



## PS2 KEYBOARD & MOUSE CONNECTOR




## EMI solution



|                                                                                                                                                    |                               |                                                                                  |            |
|----------------------------------------------------------------------------------------------------------------------------------------------------|-------------------------------|----------------------------------------------------------------------------------|------------|
| <b>Micro Star Restricted Secret</b>                                                                                                                |                               |                                                                                  |            |
| <b>Title</b>                                                                                                                                       | <b>ATX/Front Panel/KB/EMI</b> |                                                                                  | <b>Rev</b> |
| <b>Document Number</b>                                                                                                                             | <b>MS-7501</b>                |                                                                                  | <b>0A</b>  |
| MICRO-STAR INT'L CO. LTD.<br>No. 68, Li-De St., Jung-Ho City,<br>Taipei Hsien, Taiwan<br><a href="http://www.msi.com.tw">http://www.msi.com.tw</a> |                               | <b>Last Revision Date:</b><br><b>Wednesday, October 31, 2007</b><br><b>Sheet</b> |            |
|                                                                                                                                                    |                               | 36                                                                               | of 40      |




**PCB**




**PCB : 2116**

**P80-075010A-G37**  
**P80-075010A-E55**

**BATTERY**





**CPU RM**



U10 & U13 new version ( Part number ) ?

|                             |                             |       |          |
|-----------------------------|-----------------------------|-------|----------|
| MICRO-STAR INT'L CO., LTD.  |                             |       |          |
| Title<br>BOM - Option Parts |                             |       |          |
| Size                        | Document Number             |       | Rev      |
|                             | MS-7501                     |       | 0A       |
| Date:                       | Thursday, November 01, 2007 | Sheet | 37 of 40 |
|                             |                             | 1     |          |





|                                                                                                                                                   |           |                                                                       |
|---------------------------------------------------------------------------------------------------------------------------------------------------|-----------|-----------------------------------------------------------------------|
| Micro Star Restricted Secret                                                                                                                      |           |                                                                       |
| Title                                                                                                                                             | RESET MAP | Rev                                                                   |
| Document Number                                                                                                                                   | MS-7501   | 0A                                                                    |
| MICRO-STAR INT'L CO. LTD.<br>No. 69, Li-De St, Jung-He City,<br>Taipei Hsien, Taiwan<br><a href="http://www.msi.com.tw">http://www.msi.com.tw</a> |           | Last Revision Date:<br>Tuesday, October 30, 2007<br>Sheet<br>39 of 40 |

|                                                                                                                                                     |                                                  |           |
|-----------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------|-----------|
| Micro Star Restricted Secret                                                                                                                        |                                                  |           |
| Title                                                                                                                                               | HISTORY                                          | Rev<br>0A |
| Document Number                                                                                                                                     | MS-7501                                          |           |
| MICRO-STAR INT'L CO., LTD.<br>No. 69, Li-De St, Jung-Hsi City,<br>Taipei Hsien, Taiwan<br><a href="http://www.msi.com.tw">http://www.msi.com.tw</a> | Last Revision Date:<br>Tuesday, October 30, 2007 |           |
|                                                                                                                                                     | Sheet                                            | 40 of 40  |